

Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the application:

Listing of Claims:

- 1 (currently amended): A clock and data recovery circuit (CDR) generating a recovery
5 clock according to an input data and a reference clock corresponding to the input
data, the CDR comprising:
a phase shifter generating M discrete clocks at different phases according to the
reference clock;
a data sampler generating a select signal according to the input data and the M
10 discrete clocks;
a primary phase selector outputting two consecutive discrete clocks and at least
one interpolated clock with a phase between the phases of the two
consecutive discrete clocks, according to the select signal, wherein the two
consecutive discrete clocks and the interpolated clock have approximately
15 the same frequency as the reference clock and the input data;
a multiplexer selecting one of the two consecutive discrete clocks or the
interpolated clock to be a selected output clock;
a phase detector receiving the selected output clock to be the recovery clock,
and outputting an advanced calibration signal if the recovery clock leads or
20 lags the input data;
an advanced phase selector receiving the advanced calibration signal, and
transmitting the phase select signal to the multiplexer for adjusting the
selection of the selected clock, and a primary calibration signal to the
primary phase selector for adjusting the two consecutive discrete clocks
25 and at least one corresponding interpolated clock.

- 2 (original): The CDR of claim 1, wherein the phase shifter is an analog phase-locked

loop (APLL).

3 (original): The CDR of claim 1, wherein the phase shifter is a delay-locked loop (DLL).

5 4 (original): The CDR of claim 1, wherein the data sampler comprises M edge-triggered flip-flops, the input data is input to clock input ends of the M edge-triggered flip-flops, and the M discrete clocks are input to data input ends of the M edge-triggered flip-flops, respectively.

10 5 (original): The CDR of claim 4, wherein the edge-triggered flip-flops are D flip-flops.

6 (original): The CDR of claim 1, wherein the recovery clocks can be used to trigger the input data in order to generate a recovery data.

15 7 (original): The CDR of claim 1, further comprising a counter connected between the data sampler and the phase detector for ensuring the stability of the input data and then inputting the input data to the data sampler.

8 (original): The CDR of claim 1, wherein when the recovery clock lags the input data,
20 the advanced calibration signal is output as plus 1, and when the recovery clock leads the input data, the advanced calibration signal is output as minus 1.

9 (original): The CDR of claim 8, wherein the phase select signal of the advanced phase selector is modified according to the advanced calibration signal; and when both
25 the two consecutive discrete clocks and the interpolated clock selected by the multiplexer according to the phase select signal lag or lead the input data, the advanced phase selector outputs the primary calibration signal.

Appl. No. 10/710,490
Amdt. dated August 08, 2007
Reply to Office action of June 28, 2007

10 (original): The CDR of claim 8, wherein the primary phase selector is comprised of a plurality of inverters, and at least one interpolated clock can be formed by the two consecutive discrete clocks using inverters having different width/length (W/L) proportions.